

	L #	Hits	Search Text	DBs
1	L1	360962	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item)	USPAT; US-PGPUB
2	L2	360976	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item suboperand consituent)	USPAT; US-PGPUB
3	L3	271330	(portion part set subset) near20 (operand pack\$2 composite compound)	USPAT; US-PGPUB
4	L4	1556	2 near30 3	USPAT; US-PGPUB
5	L5	325714	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near10 (element item suboperand consituent)	USPAT; US-PGPUB
6	L6	237043	(portion part set subset) near10 (operand pack\$2 composite compound)	USPAT; US-PGPUB
7	L7	875	5 near20 6	USPAT; US-PGPUB
8	L11	150	7 and (operand data).ab,ti.	USPAT; US-PGPUB
9	L12	57	4 and (operand data).ab,ti. not 11	USPAT; US-PGPUB
10	L13	226532	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item suboperand consituent)	EPO; JPO; DERWENT; IBM_TDB
11	L14	115651	(portion part set subset) near20 (operand pack\$2 composite compound)	EPO; JPO; DERWENT; IBM_TDB
12	L15	575	13 near30 14	EPO; JPO; DERWENT; IBM_TDB
13	L16	49	15 and (operand data).ab,ti.	EPO; JPO; DERWENT; IBM_TDB




FIG. 6

	Docum ent ID	U	Title	Current OR
1	US 20030 20041 9 A1	<input type="checkbox"/>	Non-copy shared stack and register file device and dual language processor structure using the same	712/202
2	US 20030 19352 5 A1	<input checked="" type="checkbox"/>	Expedited selection of items from a list within a drop down menu of an eye diagram analyzer	345/810
3	US 20030 18530 9 A1	<input checked="" type="checkbox"/>	Method and system in a transceiver for controlling a multiple-input, multiple-output communications channel	375/257
4	US 20030 17710 5 A1	<input checked="" type="checkbox"/>	Gene expression programming algorithm	706/13
5	US 20030 15440 0 A1	<input checked="" type="checkbox"/>	Method and network element for providing secure access to a packet data network	713/201
6	US 20030 15207 6 A1	<input checked="" type="checkbox"/>	Vertical instruction and data processing in a network processor architecture	370/389
7	US 20030 13121 9 A1	<input checked="" type="checkbox"/>	Method and apparatus for unpacking packed data	712/225
8	US 20030 08089 1 A1	<input checked="" type="checkbox"/>	Resistance changeable device for data transmission system	341/155
9	US 20030 06545 9 A1	<input checked="" type="checkbox"/>	Expandable intelligent electronic device	702/62
10	US 20030 02075 7 A1	<input checked="" type="checkbox"/>	DISPLAY CONTROL APPARATUS AND DISPLAY CONTROL SYSTEM FOR SWITCHING CONTROL OF TWO POSITION IDICATION MARKS	345/790
11	US 20030 01670 3 A1	<input checked="" type="checkbox"/>	Method, device and software for digital inverse multiplexing	370/535
12	US 20020 19674 8 A1	<input checked="" type="checkbox"/>	Radio link and method for operating it	370/310
13	US 20020 17820 0 A1	<input checked="" type="checkbox"/>	Circuit for selectively providing maximum or minimum of a pair of floating point operands	708/495
14	US 20020 15699 7 A1	<input checked="" type="checkbox"/>	Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list	712/217
15	US 20020 12410 4 A1	<input checked="" type="checkbox"/>	Network element and a method for preventing a disorder of a sequence of data packets traversing the network	709/238
16	US 20020 12222 8 A1	<input checked="" type="checkbox"/>	Network and method for propagating data packets across a network	398/98
17	US 20020 12222 5 A1	<input checked="" type="checkbox"/>	Multiport wavelength division multiplex network element	398/34




FIG. 122

	Docum ent ID	U	Title	Current OR
18	US 20020 11214 7 A1	<input checked="" type="checkbox"/>	Shuffle instructions	712/223
19	US 20020 11198 7 A1	<input checked="" type="checkbox"/>	Data exchange system comprising portable data processing units	709/201
20	US 20020 09770 0 A1	<input checked="" type="checkbox"/>	Apparatus, and associated method, for utilizing antenna information determinative of antenna operation in a wireless mesh network	370/338
21	US 20020 09478 0 A1	<input checked="" type="checkbox"/>	Method and apparatus for signaling among a plurality of agents	455/41. 2
22	US 20020 08770 9 A1	<input checked="" type="checkbox"/>	Stream processing node	709/231
23	US 20020 08557 4 A1	<input checked="" type="checkbox"/>	Stream switch fabric	370/412
24	US 20020 06934 6 A1	<input checked="" type="checkbox"/>	METHOD FOR MAPPING INSTRUCTIONS USING A SET OF VALID AND INVALID LOGICAL TO PHYSICAL REGISTER ASSIGNMENTS INDICATED BY BITS OF A VALID VECTOR TOGETHER WITH A LOGICAL REGISTER LIST	712/216
25	US 20020 06773 1 A1	<input checked="" type="checkbox"/>	Dynamic data tunnelling	370/401
26	US 20020 06601 3 A1	<input checked="" type="checkbox"/>	Maintaining end-to-end synchronization on a telecommunications connection	713/151
27	US 20020 06364 1 A1	<input checked="" type="checkbox"/>	Dual mode data compression for operating code	341/87
28	US 20020 06233 1 A1	<input checked="" type="checkbox"/>	A METHOD AND APPARATUS FOR COMPUTING A PACKED SUM OF ABSOLUTE DIFFERENCES	708/524
29	US 20020 06099 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for improving the transmission quality in a packet-oriented data transmission network	370/286
30	US 20010 05401 5 A1	<input checked="" type="checkbox"/>	Method for facilitating the exchange of information over a computer network	705/26
31	US 20010 05315 0 A1	<input checked="" type="checkbox"/>	Packet processor with programmable application logic	370/392
32	US 20010 04205 8 A1	<input checked="" type="checkbox"/>	APPARATUS AND METHOD FOR MANAGING MEMORY USE BY SOFTWARE OBJECTS	707/1
33	US 20010 01864 6 A1	<input checked="" type="checkbox"/>	USB simulation apparatus and storage medium	703/13
34	US 66282 23 B2	<input checked="" type="checkbox"/>	Resistance changeable device for data transmission system	341/155
35	US 65742 44 B1	<input checked="" type="checkbox"/>	Determining time stamps in a data acquisition system	370/503




FIG. 123

	Document ID	U	Title	Current OR
36	US 65530 05 B1	<input checked="" type="checkbox"/>	Method and apparatus for load apportionment among physical interfaces in data routers	370/285
37	US 65457 20 B1	<input checked="" type="checkbox"/>	Method for the display of teletext headers	348/468
38	US 65386 75 B2	<input checked="" type="checkbox"/>	Display control apparatus and display control system for switching control of two position indication marks	345/856
39	US 65164 06 B1	<input checked="" type="checkbox"/>	Processor executing unpack instruction to interleave data elements from two packed data	712/225
40	US 64771 85 B1	<input checked="" type="checkbox"/>	Demultiplexing and decoding apparatus for coded audio and video data	370/536
41	US 64386 76 B1	<input checked="" type="checkbox"/>	Distance controlled concatenation of selected portions of elements of packed data	712/22
42	US 64112 27 B1	<input checked="" type="checkbox"/>	Dual mode data compression for operating code	341/65
43	US 64053 04 B1	<input checked="" type="checkbox"/>	Method for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list	712/216
44	US 63856 45 B1	<input checked="" type="checkbox"/>	Data exchange system comprising portable data processing units	709/208
45	US 63779 70 B1	<input checked="" type="checkbox"/>	Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry	708/603
46	US 63667 32 B1	<input checked="" type="checkbox"/>	Machine readable recording medium, reproduction apparatus, and method for setting pre-reproduction parameters and post-reproduction parameters for video objects	386/95
47	US 63567 07 B1	<input checked="" type="checkbox"/>	Multimedia optical disk, reproduction apparatus and method for achieving variable scene development based on interactive control	386/95
48	US 63269 67 B1	<input checked="" type="checkbox"/>	Image creating apparatus, image creating method, and computer-readable recording medium containing image creating program	345/427
49	US 63112 80 B1	<input checked="" type="checkbox"/>	Low-power memory system with incorporated vector processing	713/320
50	US 62955 97 B1	<input checked="" type="checkbox"/>	Apparatus and method for improved vector processing to support extended-length integer arithmetic	712/8
51	US 62887 23 B1	<input checked="" type="checkbox"/>	Method and apparatus for converting data format to a graphics card	345/644
52	US 62818 61 B1	<input checked="" type="checkbox"/>	Spatial light modulator and directional display	345/32
53	US 62566 34 B1	<input checked="" type="checkbox"/>	Method and system for purging tombstones for deleted data items in a replicated database	707/100
54	US 62438 03 B1	<input checked="" type="checkbox"/>	Method and apparatus for computing a packed absolute differences with plurality of sign bits using SIMD add circuitry	712/210
55	US 62364 10 B1	<input checked="" type="checkbox"/>	Efficient methods for the evaluation of a graphical programming language	345/440
56	US 62264 46 B1	<input checked="" type="checkbox"/>	Machine readable recording medium, reproduction apparatus and method for controlling selection of menu items within a video object	386/95
57	US 61853 65 B1	<input checked="" type="checkbox"/>	Multimedia optical disk, reproduction apparatus and method for achieving variable scene development based on interactive control	386/95
58	US 61484 27 A	<input checked="" type="checkbox"/>	Method and apparatus for test data generation	714/738




FIG. 124



	Docum ent ID	U	Title	Current OR
59	US 61225 92 A	<input checked="" type="checkbox"/>	Navigation apparatus with enhanced positional display function	701/201
60	US 61216 34 A	<input checked="" type="checkbox"/>	Nitride semiconductor light emitting device and its manufacturing method	257/86
61	US 61158 12 A	<input checked="" type="checkbox"/>	Method and apparatus for efficient vertical SIMD computations	712/300
62	US 60946 56 A	<input checked="" type="checkbox"/>	Data exchange system comprising portable data processing units	707/100
63	US 60726 67 A	<input checked="" type="checkbox"/>	Method and apparatus for analysis of magnetic characteristics of magnetic device, magnetic head, and magnetic recording and reproducing apparatus	360/110
64	US 60526 90 A	<input checked="" type="checkbox"/>	Coherent data structure with multiple interaction contexts for a smart card	707/101
65	US 60414 04 A	<input checked="" type="checkbox"/>	Dual function system and method for shuffling packed data elements	712/210
66	US 60382 12 A	<input checked="" type="checkbox"/>	Method and system for optimizing the connection set up time in high speed communication networks for recovering from network failure	370/216
67	US 60321 70 A	<input checked="" type="checkbox"/>	Long instruction word controlling plural independent processor operations	708/620
68	US 60237 59 A	<input checked="" type="checkbox"/>	System for observing internal processor events utilizing a pipeline data path to pipeline internally generated signals representative of the event	712/227
69	US 60231 47 A	<input checked="" type="checkbox"/>	Hand held computerized data collection terminal with rechargeable battery pack sensor and battery power conservation	320/114
70	US 60141 47 A	<input checked="" type="checkbox"/>	Computer machine architecture for creating images from graphical elements and a method of operating the architecture	345/620
71	US 60119 19 A	<input checked="" type="checkbox"/>	Method of providing efficiency to a graphical programming language with alternative form determination and cost of execution estimation	717/114
72	US 60088 12 A	<input checked="" type="checkbox"/>	Image output characteristic setting device	345/418
73	US 59908 30 A	<input checked="" type="checkbox"/>	Serial pipelined phase weight generator for phased array antenna having subarray controller delay equalization	342/368
74	US 59387 19 A	<input checked="" type="checkbox"/>	Navigation apparatus with enhanced positional display function	701/207
75	US 59366 77 A	<input checked="" type="checkbox"/>	Microbuffer used in synchronization of image data	348/512
76	US 59205 41 A	<input checked="" type="checkbox"/>	Data disc having both data and data retrieval information stored thereon and method for retrieving data recorded on the data disc	369/275 .3
77	US 59150 67 A	<input checked="" type="checkbox"/>	Multimedia optical disc facilitating branch reproduction to parental lock sections using reduced control information and a reproducing device for said disc	386/70
78	US 59095 88 A	<input checked="" type="checkbox"/>	Processor architecture with divisional signal in instruction decode for parallel storing of variable bit-width results in separate memory locations	712/23
79	US 59095 62 A	<input checked="" type="checkbox"/>	Backup FIFO in-line storage	710/310
80	US 59076 91 A	<input checked="" type="checkbox"/>	Dual pipelined interconnect	710/305
81	US 59076 58 A	<input checked="" type="checkbox"/>	Multimedia optical disk, reproduction apparatus and method for achieving variable scene development based on interactive control	386/95

## INTRODUCTION

The present invention relates generally to a new and improved system for decoding a plurality of audio and video signals and, more particularly, to a new and improved system for decoding a plurality of MPEG audio and video signals.

A serial pipeline processing system of the present invention comprises a simple two-wire bus used for carrying unique and specialized interactive tokens, in the form of control tokens and data tokens, to a plurality of adaptive decompression circuits and the like positioned as a reconfigurable pipeline processor.

**PRIOR ART**

U.S. Pat. No. 5,111,292 discloses an apparatus for encoding/decoding a HDTV signal for e.g. terrestrial transmission includes a priority selection processor for parsing compressed video code words between high and low priority channels for transmission. A compression circuit responsive

to high definition video source signals provides hierarchically layered codewords CW representing compressed video data and associated codewords T, defining the types of data represented by codewords CW. The priority selection processor, responsive to the codewords CW and T, counts the number of bits in predetermined blocks of data and determines the number of bits in each block to be allocated to the respective channel. Thereafter the processor parses the codewords CW into high and low priority codeword sequences within the high and low priority codeword sequences correspond to compressed video data of relatively greater and lesser importance to image reproduction respectively.

One prior art system is described in U.S. Pat. No. 5,216, 724. The apparatus comprises a plurality of compute modules, in a preferred embodiment, for a total of four compute modules coupled in parallel. Each of the compute modules has a processor, dual port memory, scratch-pad memory, and an arbitration mechanism. A first bus couples the compute modules and a host processor. The device comprises a shared memory which is coupled to the host processor and to the compute modules with a second bus. U.S. Pat. No. 4,785,349 discloses a full motion color

digital video signal that is compressed, demanded for transmission, recorded on compact disc media and decoded at conventional video frame rates. During compression, regions of a frame are individually analyzed to select optimum fill coding methods specific to each region. Region thresholds are made to optimize compression locations of the regions are grouped together in a first segment of a data stream. Region fill codes conveying pixel amplitude indications for the regions are grouped together according to fill code type and placed in other segments of the data stream. The data stream segments are individually variable length coded according to their respective statistical distributions and formatted to form data frames. The number of bytes per frame is withheld by the addition of auxiliary data determined by a reverse frame sequence analyses to provide an average number selected to minimize pauses of the compact disc during playback, thereby avoiding unacceptable seek mode latency periods characteristic of compact disc.

discs. A decoder includes a variable length decoder responsive to statistical information in the code stream for separately variable length decoding individual segments of the data stream. Region location data is derived from region descriptive data and applied with region fill codes to a plurality of region specific decoders selected by detection of the fill code type (e.g., relative, absolute, dyad and DPCM) and decoded region pixels are stored in a bit map for subsequent display.

[illegible]

can be read out in blocks of variable size, can be amplified with a factor greater than 1 or less than 1 of the luminance and can be written back into the image store with shifted addresses, whereby the blocks of variable size are organized according to a known quad tree data structure.

The low priority codeword sequences correspond to compressed video data of relatively greater and lesser importance to image reproduction respectively. A transport processor, responsive to the high and low priority codewords, forms high and low priority transport blocks of high and low priority codewords, respectively. Each transport block includes a header, codewords CW and error detection check bits. The respective transport blocks are applied to a forward error check circuit for applying additional error check data. Thereafter, the high and low priority frames are multiplexed.

U.S. Pat. No. 5,146,325 discloses a video decompression system for decompressing compressed image data wherein odd and even fields of the video signal are independently compressed in sequences of intraframe and interframe compression modes and then interleaved for transmission. The odd and even fields are independently decompressed. During intervals when valid decompressed odd/even field data is not available, even/odd field data is substituted for the unavailable odd/even field data. Independently decompressing the even and odd fields of data and substituting the opposite field of data for unavailable data may be used to advantage to reduce image display latency during system start-up and channel changes.

U.S. Pat. No. 5,168,356 discloses a video signal encoding system that includes apparatus for segmenting encoded video data into transport blocks for signal transmission. The

	Docum ent ID	U	Title	Current OR
82	US 58986 89 A	<input checked="" type="checkbox"/>	Packet network interface	370/232
83	US 58929 60 A	<input checked="" type="checkbox"/>	Method and computer system for processing a set of data elements on a sequential processor	712/7
84	US 58807 40 A	<input checked="" type="checkbox"/>	System for manipulating graphical composite image composed of elements selected by user from sequentially displayed members of stored image sets	345/629
85	US 58780 54 A	<input checked="" type="checkbox"/>	Method and apparatus for test data generation	714/739
86	US 58600 19 A	<input checked="" type="checkbox"/>	Data driven information processor having pipeline processing units connected in series including processing portions connected in parallel	712/26
87	US 58597 89 A	<input checked="" type="checkbox"/>	Arithmetic unit	708/603
88	US 58191 01 A	<input checked="" type="checkbox"/>	Method for packing a plurality of packed data elements in response to a pack instruction	712/22
89	US 58060 68 A	<input checked="" type="checkbox"/>	Document data processor for an object-oriented knowledge management system containing a personal database in communication with a packet processor	707/103 R
90	US 58025 19 A	<input checked="" type="checkbox"/>	Coherent data structure with multiple interaction contexts for a smart card	707/100
91	US 57937 56 A	<input checked="" type="checkbox"/>	Method and apparatus for organizing and recovering information communicated in a radio communication system	370/311
92	US 57908 67 A	<input checked="" type="checkbox"/>	Compiler with extended redundant copy elimination	717/155
93	US 57782 50 A	<input checked="" type="checkbox"/>	Method and apparatus for dynamically adjusting the number of stages of a multiple stage pipeline	712/32
94	US 57648 73 A	<input checked="" type="checkbox"/>	Lazy drag of graphical user interface (GUI) objects	345/769
95	US 57451 21 A	<input checked="" type="checkbox"/>	Methods and apparatus for optimizing the composition of graphical elements	345/619
96	US 57428 79 A	<input checked="" type="checkbox"/>	Method and apparatus for reproducing documents with variable information	399/139
97	US 57244 94 A	<input checked="" type="checkbox"/>	Optimization method for the efficient production of images	345/592
98	US 57242 58 A	<input checked="" type="checkbox"/>	Neural network analysis for multifocal contact lens design	702/108
99	US 57178 81 A	<input checked="" type="checkbox"/>	Data processing system for processing one and two parcel instructions	712/205
100	US 57153 31 A	<input checked="" type="checkbox"/>	System for generation of a composite raster-vector image	382/199
101	US 57130 32 A	<input checked="" type="checkbox"/>	Compound document processing system	715/515
102	US 57109 32 A	<input checked="" type="checkbox"/>	Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism	712/14
103	US 56825 21 A	<input checked="" type="checkbox"/>	Microprocessor control system which selects operating instructions and operands in an order based upon the number of transferred executable operating instructions	712/200
104	US 56803 32 A	<input checked="" type="checkbox"/>	Measurement of digital circuit simulation test coverage utilizing BDDs and state bins	703/13

occurs midway between successive fields of interlaced odd field compressed data. The interleaved sequence provides receivers with twice the number of entry points into the signal for decoding without increasing the amount of data transmitted.

U.S. Pat. No. 5,212,742 discloses an apparatus and method for processing video data for compression/decompression in real-time. The apparatus comprises a plurality of compute modules, in a preferred embodiment, for a total of four compute modules coupled in parallel. Each of the compute modules has a processor, dual port memory, scratch-pad memory, and an arbitration mechanism. A first bus couples the compute modules and host processor. Lastly, the device comprises a shared memory which is coupled to the host processor and to the compute modules with a second bus. The method handles assigning portions of the image for each of the processors to operate upon.

U.S. Pat. No. 5,231,484 discloses a system and method for implementing an encoder suitable for use with the proposed ISO/IEC MPEG standards. Included are three cooperating components or subsystems that operate to variably adaptively pre-process the incoming digital motion video sequences, allocate bits to the pictures in a sequence, and adaptively quantize transform coefficients in different regions of a picture in a video sequence so as to provide optimal visual quality given the number of bits allocated to that picture.

U.S. Pat. No. 5,267,334 discloses a method of removing frame redundancy in a computer system for a sequence of moving images. The method comprises detecting a first scene change in the sequence of moving images and generating a first keyframe containing complete scene information. The first keyframe is known, in a preferred embodiment, as a "forward-facing" keyframe or interframe, and it is normally present in CCITT compressed video data. The process then comprises generating at least one intermediate compressed frame, the at least one intermediate compressed frame containing difference information from the first image for at least one image following the first image in time in the sequence of moving images. This at least one frame being known as an interframe. Finally, detecting a second scene change in the sequence of moving images and generating a second keyframe containing complete scene information for an image displayed at the time just prior to the second scene change, known as a "backward-facing" keyframe. The first keyframe and the at least one intermediate compressed frame are linked for forward play, and the second keyframe and the intermediate compressed frames are linked in reverse for reverse play. The interframe may also be used for generation of complete scene information when the images are played in the forward direction. When this sequence is played in reverse, the backward-facing keyframe is used for the generation of complete scene information.

U.S. Pat. No. 5,276,513 discloses a first circuit apparatus, comprising a given number of prior-art image-pyramid stages, together with a second circuit apparatus, comprising the same given number of novel motion-vector stages, perform cost-effective hierarchical motion analysis (HMA) in real-time, with minimum system processing delay and/or employing minimum system processing delay and/or employing minimum pixel-density image-data frames that occur at a relatively high frame rate (e.g., 30 frames per second) devices, after a certain processing-system delay, an ongoing

transport block format enhances signal recovery at the receiver by virtue of providing header data from which a receiver can determine re-entry points into the data stream on the occurrence of a loss or corruption of transmitted data. The re-entry points are maximized by providing secondary transport headers embedded within encoded video data in respective transport blocks.

U.S. Pat. No. 5,168,375 discloses a method for processing a field of image data samples to provide for one or more of the functions of decimation, interpolation, and sharpening. This is accomplished by an array transform processor such as that employed in a JFEG compression system. Blocks of data samples are transformed by the discrete cosine transform (DCT) in both the decimation and interpolation processes, after which the number of frequency terms is altered. In the case of decimation, the number of frequency terms is reduced, this being followed by inverse transformation to produce a reduced-size matrix of sample points representing the original block of data. In the case of interpolation, additional frequency components of zero value are inserted into the array of frequency components after which inverse transformation produces an enlarged data sampling set without an increase in spectral bandwidth. In the case of sharpening, accomplished by a convolution or filtering operation involving multiplication of transforms of data and filter kernel in the frequency domain, there is provided an inverse transformation resulting in a set of blocks of processed data samples. The blocks are overlapped followed by a savings of designated samples, and a discarding of excess samples from regions of overlap. The spatial representation of the kernel is modified by reduction of the number of components, for a linear-phase filter, and zero-padded to equal the number of samples of a data block, this being followed by forming the discrete odd cosine transform (DOCT) of the padded kernel matrix.

U.S. Pat. No. 5,175,617 discloses a system and method for transmitting logmap video images through telephone line band-limited analog channels. The pixel organization in the logmap image is designed to match the sensor geometry of the human eye with a greater concentration of pixels at the center. The transmitter divides the frequency band into channels, for example a 3 KHz voice quality telephone line is divided into 768 channels spaced about 3.9 Hz apart. Each channel consists of two carrier waves in quadrature, so each channel can carry two pixels. Some channels are reserved for special calibration signals enabling the receiver to detect both the phase and magnitude of the received signal. If the sensor and pixels are connected directly to a bank of oscillators and the receiver can continuously receive each channel, then the receiver need not be synchronized with the transmitter. An FFT algorithm implements a fast discrete approximation to the continuous case in which the receiver synchronizes to the first frame and then acquires subsequent frames every frame period. The frame period is relatively low compared with the sampling period so the receiver is unlikely to lose frame synchrony once the first frame is detected. An expert-matched video telephone transmitted 4 frames per second, applied quadrature coding to 1440 pixel logmap images and obtained an effective data transfer rate in excess of 40,000 bits per second.

U.S. Pat. No. 5,185,819 discloses a video compression system having odd and even fields of video signal that are independently compressed in sequences of interframe and intraframe compression modes. The odd and even fields of independently compressed data are interleaved for transmission such that the interframe even field compressed data

	Docum ent ID	U	Title	Current OR
105	US 56755 81 A	<input checked="" type="checkbox"/>	Simulating user interference in a spread spectrum communication network	370/252
106	US 56712 26 A	<input checked="" type="checkbox"/>	Multimedia information processing system	370/474
107	US 56492 23 A	<input checked="" type="checkbox"/>	Word based text producing system	715/534
108	US 56445 68 A	<input checked="" type="checkbox"/>	Method and apparatus for organizing and recovering information communicated in a radio communication system	370/311
109	US 56405 24 A	<input checked="" type="checkbox"/>	Method and apparatus for chaining vector instructions	712/222
110	US 56195 41 A	<input checked="" type="checkbox"/>	Delay line separator for data bus	375/360
111	US 56173 19 A	<input checked="" type="checkbox"/>	Navigation apparatus with enhanced positional display function	701/207
112	US 56028 41 A	<input checked="" type="checkbox"/>	Efficient point-to-point and multi-point routing mechanism for programmable packet switching nodes in high speed data transmission networks	370/413
113	US 56024 73 A	<input checked="" type="checkbox"/>	Method and apparatus for analysis of magnetic characteristics of magnetic device, magnetic head, and magnetic recording and reproducing apparatus	324/209
114	US 55985 47 A	<input checked="" type="checkbox"/>	Vector processor having functional unit paths of differing pipeline lengths	712/222
115	US 55965 70 A	<input checked="" type="checkbox"/>	System and method for simulating interference received by subscriber units in a spread spectrum communication network	370/252
116	US RE353 11 E	<input checked="" type="checkbox"/>	Data dependency collapsing hardware apparatus	708/521
117	US 55175 84 A	<input checked="" type="checkbox"/>	Method and apparatus for high-speed implementation of scaling, dithering, and data remapping operations with a single processor	382/276
118	US 55153 03 A	<input checked="" type="checkbox"/>	Hand-held computerized data collection terminal with rechargeable battery pack sensor and battery power conservation	361/683
119	US 54811 03 A	<input checked="" type="checkbox"/>	Packet bar code with data sequence encoded in address/data packets	235/494
120	US 54756 80 A	<input checked="" type="checkbox"/>	Asynchronous time division multiplex switching system	370/412
121	US 54406 87 A	<input checked="" type="checkbox"/>	Communication protocol for handling arbitrarily varying data strides in a distributed processing environment	709/236
122	US 54332 02 A	<input checked="" type="checkbox"/>	High resolution and high contrast ultrasound mammography system with heart monitor and boundary array scanner providing electronic scanning	600/444
123	US 54126 97 A	<input checked="" type="checkbox"/>	Delay line separator for data bus	375/360
124	US 53157 08 A	<input checked="" type="checkbox"/>	Method and apparatus for transferring data through a staging memory	711/119
125	US 52972 55 A	<input checked="" type="checkbox"/>	Parallel computer comprised of processor elements having a local memory and an enhanced data transfer mechanism	712/14
126	US 52874 49 A	<input checked="" type="checkbox"/>	Automatic program generation method with a visual data structure display	345/161
127	US 52614 12 A	<input checked="" type="checkbox"/>	Method of continuously monitoring blood pressure	600/485

output series of successive given pixel-density vector-data frames that occur at the same given frame rate. Each vector-data frame is indicative of image motion occurring between each pair of successive image frames.

U.S. Pat. No. 5,283,646 discloses a method and apparatus for enabling a real-time video encoding system to accurately deliver the desired number of bits per frame, while coding the image only once, updates the quantization step size used to quantize coefficients which describe, for example, an image to be transmitted over a communications channel. The data is divided into sectors, each sector including a plurality of blocks. The blocks are encoded, for example, using DCT coding, to generate a sequence of coefficients for each block. The coefficients can be quantized, and depending upon the quantization step, the number of bits required to describe the data will vary significantly. At the end of the transmission of each sector of data, the accumulated actual number of bits expended is compared with the accumulated desired number of bits expended, for a selected number of sectors associated with the particular group of data. The system then readjusts the quantization step size to target a final desired number of data bits for a plurality of sectors, for example, describing an image. Various methods are described for updating the quantization step size and determining desired bit allocations.

U.S. Pat. No. 5,287,420 discloses a method and apparatus for image compression suitable for personal computer applications, which compresses and stores data in two steps. An image is captured in real-time and compressed using an efficient method and stored to a hard-disk. At some later time, the data is further compressed in non-real-time using a computationally more intense algorithm that results in a higher compression ratio. The two-step approach allows the storage reduction benefits of a highly sophisticated compression algorithm to be achieved without requiring the computational resources to perform this algorithm in real-time. A compression algorithm suitable for performing the first compression step on a host processor in a personal computer is also described. The first compression step accepts 4:2:2 Y/Cb/Cr data from the video digitizer. The two chrominance components are averaged and a pseudo-random number is added to all components. The resulting values are quantized and packed into a single 32-bit word representing a 2x2 array of pixels. The seed value for the pseudo-random number is remembered so that the pseudo-random noise can be removed before performing the second compression step.

U.S. Pat. No. 5,289,577 discloses a method and apparatus for a sequential process-pipeline which has a first processing stage coupled to a CODEC through a plurality of buffers, including an image data input buffer, an image data output buffer and an address buffer. The address buffer stores addresses, each of which identifies an initial address of a block of addresses within an image memory. Each block of addresses in the image memory stores a block of decomposition data. A local controller is responsive to the writing of an address into the address buffer to initiate the operation of the CODEC to execute a Discrete Cosine Transformation Process and a Discrete Cosine Transform Quantization Process.

The article, Chong, Yong M., *A Data-Flow Architecture for Digital Image Processing*, Wescon Technical Papers: No. 2 October/November 1984, discloses a real-time signal processing system specifically designed for image processing. More particularly, a token-based data-flow architecture having a fixed width address field. The system contains a single two-wire interface for carrying both control and data in token format. A token decoder circuit is positioned in certain of the stages for recognizing certain of the tokens as

plurality of identical flow processors connected in a ring fashion. The tokens contain a data field, a control field and a lag. The lag field of the token is further broken down into a processor address field and an identifier field. The processor address field is used to direct the tokens to the correct data-flow processor, and the identifier field is used to label the data such that the data-flow processor knows what to do with the data. In this way, the identifier field acts as an instruction for the data-flow processor. The system directs each token to a specific data-flow processor using a module number (MN). If the MN matches the MN of the particular stage, then the appropriate operations are performed upon the data. If unrecognized, the token is directed to an output data bus.

The article, Kimori, S. et al *An Elastic Pipeline Mechanism by Self-Timed Circuits*, IEEE J. of Solid-State Circuits, Vol. 23, No. 1, February 1988, discloses an elastic pipeline having self-timed circuits. The asynchronous pipeline comprises a plurality of pipeline stages. Each of the pipeline stages consists of a group of input data latches followed by a combinational logic circuit that carries out logic operations specific to the pipeline stages. The data latches are simultaneously supplied with a triggering signal generated by a data-transfer control circuit associated with that stage. The data-transfer control circuit is interconnected to form a chain through which send and acknowledge signal lines control a hand-shake mode of data transfer between the successive pipeline stages. Furthermore, a decoder is generally provided in each stage to select operations to be done on the operands in the present stage. It is also possible to locate the decoder in the preceding stage in order to pre-decode complex decoding processing and to alleviate critical path problems in the logic circuit. The elastic nature of the pipeline eliminates any centralized control since all the interworkings between the submodules are determined by a completely localized decision and, in addition, each submodule can autonomously perform data buffering and self-timed data-transfer control at the same time. Finally, to increase the elasticity of the pipeline, empty stages are interleaved between the occupied stages in order to ensure reliable data transfer between the stages.

Accordingly, those skilled in the art have recognized a long felt need for a new and improved video decomposition system obviating the deficiencies of the prior art systems. The present invention clearly fulfills this need.

### SUMMARY OF INVENTION

Butly, and in general terms, the present invention provides a new and improved method and apparatus particularly adapted for use in a two-wire pipeline system having various control and DATA tokens. The major elements of the system may include a Start Code Detector, a Video Parser incorporating a Huffman Decoder and a Microprogrammable State Machine (MSM), an Inverse Discrete Cosine Transform (IDCT), a synchronous DRAM controller with an associated address generation unit, appropriate prediction circuitry and display circuitry which includes upsampling and video timing generation.

More importantly, various embodiments of the invention may include an MPEG video decompression method and apparatus utilizing a plurality of stages interconnected by a two-wire interface arranged as a pipeline processing machine. Control tokens and DATA Tokens pass over the single two-wire interface for carrying both control and data in token format. A token decoder circuit is positioned in certain of the stages for recognizing certain of the tokens as

	Docum ent ID	U	Title	Current OR
128	US 52513 23 A	<input checked="" type="checkbox"/>	Vector processing apparatus including timing generator to activate plural readout units and writing unit to read vector operand elements from registers for arithmetic processing and storage in vector result register	712/5
129	US 50519 40 A	<input checked="" type="checkbox"/>	Data dependency collapsing hardware apparatus	708/524
130	US 50382 80 A	<input checked="" type="checkbox"/>	Information processing apparatus having address expansion function	712/237
131	US 49740 70 A	<input checked="" type="checkbox"/>	Colorgraphic reproduction system	358/500
132	US 48992 32 A	<input checked="" type="checkbox"/>	Apparatus for recording and/or reproducing digital data information	360/48
133	US 48903 10 A	<input checked="" type="checkbox"/>	Spectral type radiation imaging system	378/82
134	US 48499 05 A	<input checked="" type="checkbox"/>	Method for optimized RETE pattern matching in pattern-directed, rule-based artificial intelligence production systems	706/48
135	US 48253 63 A	<input checked="" type="checkbox"/>	Apparatus for modifying microinstructions of a microprogrammed processor	712/211
136	US 47962 01 A	<input checked="" type="checkbox"/>	Stored program controlled system for creating and printing graphics bearing packaging	345/585
137	US 47791 92 A	<input checked="" type="checkbox"/>	Vector processor with a synchronously controlled operand fetch circuits	712/8
138	US 47701 82 A	<input checked="" type="checkbox"/>	NMR screening method	600/410
139	US 47010 44 A	<input checked="" type="checkbox"/>	Image recording apparatus for composing plural partial original images into a single composite image	399/7
140	US 46619 00 A	<input checked="" type="checkbox"/>	Flexible chaining in vector processor with selective use of vector registers as operand and result registers	712/4
141	US 46512 74 A	<input checked="" type="checkbox"/>	Vector data processor	712/8
142	US 45861 75 A	<input checked="" type="checkbox"/>	Method for operating a packet bus for transmission of asynchronous and pseudo-synchronous signals	370/449
143	US 45049 00 A	<input checked="" type="checkbox"/>	Sequence instruction display system	700/26
144	US 44596 64 A	<input checked="" type="checkbox"/>	Multiprocessor computer system with dynamic allocation of multiprocessing tasks and processor for use in such multiprocessor computer system	709/105
145	US 44256 30 A	<input checked="" type="checkbox"/>	Sequence instruction display system	700/12
146	US 43718 98 A	<input checked="" type="checkbox"/>	Composite information recording apparatus	358/300
147	US 42662 42 A	<input checked="" type="checkbox"/>	Television special effects arrangement	348/588
148	US 41527 65 A	<input checked="" type="checkbox"/>	Programmer unit for N/C systems	700/183
149	US 41288 80 A	<input checked="" type="checkbox"/>	Computer vector register processing	712/4

control tokens pertinent to that stage and for passing unrec-  
ognized control tokens along the pipeline. Reconfiguration  
responsive to a recognized control token for reconfiguring  
such stage to handle an identified DATA Token. A wide  
variety of unique supporting subsystem circuitry and pro-  
cessing techniques are disclosed for implementing the  
system, including memory addressing, transforming data  
using a common processing block, time synchronization,  
asynchronous swing buffering, storing of video information,  
a parallel Huffman decoder, and the like.

By way of example, and not necessarily by way of  
limitation, the present invention may include among its  
various features an apparatus for synchronizing time having  
a time stamp for determining presentation time, a clock  
reference for initializing system time in a first circuit, a first  
time counter in communication with the clock reference for  
keeping system time in a first circuit and a second time  
counter initialized by the clock reference in a second circuit  
synchronized with the first time counter, for keeping a local  
copy of the system time and for determining the presentation  
time by comparing the time stamp to the second time  
counter. It further includes an apparatus for synchronizing a  
system decoder and a video decoder using a time stamp for  
determining display time, a clock reference for initializing  
system time in the system decoder, a first time counter in  
communication with the clock reference for keeping system  
time in the system decoder and a second time counter  
initialized by the clock reference in the video decoder  
synchronized with the first time counter, for keeping a local  
copy of the system time and for determining the presentation  
time by comparing the time stamp to the second time  
counter. It further includes an apparatus for synchronizing a  
system decoder and a video decoder using a time stamp for  
determining display time, a clock reference for initializing  
system time in the system decoder, a first time counter in  
communication with the clock reference for keeping system  
time in the system decoder and a second time counter  
initialized by the clock reference in the video decoder  
synchronized with the first time counter, for keeping a local  
copy of the system time and for determining the presentation  
time by comparing the time stamp to the second time  
counter.

Still another embodiment of the invention includes an  
apparatus for synchronizing a first circuit and a second  
circuit using a clock reference for initializing system time in  
the first circuit, a first circuit having a time counter in  
communication with the clock reference for keeping system  
time, a first elementary stream time counter in the first  
circuit for providing elementary stream time. The first circuit  
is adapted to receive a time stamp, and the first circuit  
generates synchronization time by adding elementary stream  
time to the time stamp and subtracting system time. The  
second circuit is adapted to receive synchronization time. The  
second circuit has a second elementary stream  
time counter in synchronization with the first elementary  
stream time counter for providing a local copy of the  
elementary stream time and for determining a timing error  
between the system time and the time stamp by comparing  
synchronization time to the local copy of elementary stream  
time. In this way, the clock reference signal does not have to  
be passed directly to the second circuit in order to determine  
the timing error.

In another embodiment of the invention, an apparatus for  
synchronizing a first circuit and a second circuit has a clock  
reference for initializing system time in the first circuit. The  
first circuit has a time counter in communication with the  
clock reference for keeping system time, and a first video  
time counter for providing video decoding time. The first  
circuit is adapted to receive a video time stamp and sub-  
tracting system time. The second circuit is adapted to receive  
synchronization time from the first circuit and has a second  
video time counter in synchronization with the first video  
time counter for providing a local copy of video decoding  
time and for determining a timing error between system time  
and the video time stamp by comparing synchronization

time to the local copy of video decoding time. Accordingly,  
the clock reference signal does not have to be passed directly  
to the second circuit in order to determine the timing error.  
The present invention also includes a method for provid-  
ing timing information by providing a video data stream  
having a time stamp carried in packet header wherein the  
time stamp refers to the first picture in the packet of data. In  
the next step a register is provided having a flag used to  
indicate valid time stamp information which is taken from  
the packet header and placed into the register. Next, the time  
stamp is removed from the video data stream and placed in  
the register. Next, the method counts a picture start and  
subsequently examines the status of the register to determine  
if valid time stamp information is contained in the register  
by checking the flag status. A time stamp is generated in  
response to the picture start if the flag indicates valid time  
stamp information is contained in the register and then the  
time stamp is inserted back into the data stream.

Another embodiment of the invention includes an appa-  
ratus described above wherein the elementary stream time  
counters are restricted to 16 bits. Likewise, there is an  
apparatus as described above, wherein the second elemen-  
tary stream time counter located in the elementary stream  
decoder is restricted to 16 bits. Furthermore, there is an  
apparatus as described above wherein the synchronization  
time is restricted to 16 bits for controlling the elementary  
stream decoder.

The present invention also has a process for decoding  
video and for determining display time errors against a  
threshold value. It then parses video data into tokens for  
further processing, determining if a time stamp token is  
indicated, comparing the time stamp token to a video time,  
and generates a compared value to determine an indicative  
of timing error. Next, it determines whether the compared  
value, when compared against a threshold value, is within  
acceptable parameters when a timing error is indicated and  
indicates when the compared value is outside acceptable  
parameters.

An alternative embodiment of the invention includes an  
apparatus for using a system decoder and a video decoder.  
The system decoder is adapted to accept MPEG system  
streams and demultiplexing video data and the video time  
stamp from the stream. The system decoder has a first time  
counter representative of system time. The video decoder  
accepts the video data and the video time stamp, and has a  
second time counter in synchronization with the first time  
counter. The video decoder also has a decoder buffer for  
accepting the video data at a substantially constant rate and  
outputting the video data at a varying rate and for passing a  
video time stamp. The video decoder while decoding a  
picture from the video data also compares the video time  
stamp for the decoded picture with the second time counter  
to determine the appropriate display time. There is also a  
method for determining a timing error between a first circuit  
and a second circuit by providing the first circuit with a  
system time (SY), a time stamp (TS), and an elementary  
stream time (ST), obtaining synchronization time (X) by  
using the elementary stream time (ST), the time stamp (TS),  
and the system time (SY), in accordance with the equation  
 $X = ST + TS - SY$ , providing synchronization time (X) to the  
second circuit and generating a synchronized elementary  
stream time (RT) and obtaining a timing error by using  
synchronization time (X) and in accordance with the equation  
 $RT - X$ . Hence, the first circuit can be time synchronized  
with the second circuit without passing system time to the  
second circuit.

Another method for determining a timing error between a  
first circuit and a second circuit has the following steps:



	Docum ent ID	U	Title	Current OR
150	US 36331 79 A	<input type="checkbox"/>	INFORMATION HANDLING SYSTEMS FOR ELIMINATING DISTINCTIONS BETWEEN DATA ITEMS AND PROGRAM INSTRUCTIONS	707/1

providing the first circuit with a time stamp (TS), and an initial time (IT), obtaining a synchronization time (X) by using the time stamp (TS) and the initial time (IT), in accordance with the equation  $X=TS-1$ , providing synchronization time (X) to the second circuit and generating a synchronized elementary stream time (ET) and obtaining a timing error by using synchronization time (X) and in accordance with the equation  $ET-X$ . In this way, the first circuit can be time synchronized with the second circuit without passing system time to the second circuit.

Still another method for determining a timing error between a first circuit and a second circuit includes the following steps: providing the first circuit with a system time (SY), a video time stamp (VTS), and a video decoding time (VT), obtaining synchronization time (X) by using the video decoding time (VT), the video time stamp (VTS) and the system time (SY), in accordance with the equation  $X=VT+VTS-SY$ , providing synchronization time (X) to the second circuit and generating a video decoding time (VT2) in the second circuit which is synchronized to the video decoding time (VT1) in the first circuit, and obtaining a time error by using synchronization time (X) and in accordance with the equation  $VT2-X$ . Accordingly, the first circuit can be time synchronized with the second circuit without passing system time to the second circuit.

In accordance with the present invention, the parallel Huffman decoder block will decode MPEG Huffman coded Variable Length Codes (VLCs) and Fixed Length Codes (FLCs), and pass through tokens under the control of the parser microprogrammable state machine (MSM), and can sustain a high throughput.

In one embodiment of the invention a code lookup technique is employed to decode Huffman codes to achieve performance requirements and to handle the second MPEG-2 transform coefficient table which is irregular or non-canonical in nature. Practice of the invention also facilitates decoding certain more complex components from the stream in a single cycle without the assistance of an external controller. Examples of such complex components are Escape-coded coefficients, Intra-DC values and Motion Vector deltas, all of which are present in the stream as combined VLC/FLC components.

To decode a VLC, input is first loaded into the two input data registers handling most significant and least significant data. A selector is used to align the beginning of the next VLC with the ROM input. Hence, for a very first VLC, the selector outputs the top 28 bits of its 59-bit input and the top 16 bits of these are passed to a Huffman Code ROM. For subsequent VLCs, the selector effectively shifts the input according to the total count of bits decoded thus far, the count is maintained by adding the size of each VLC, as it is decoded, to a running total. The various word widths are a result of the maximum coded size which can be decoded, which is the 28-bit MPEG-1 Escape Coded Coefficient, and the maximum VLC size which is 16 bits (DCT coefficient tables).

The "table select" input is used to select between the various different Huffman code tables required by MPEG. The ROM has addresses which are controlled with a selector/shifter. The ROM performs a VLC table index calculation, followed by the index-to-data operation that yields decoded data.

The index calculation is a content addressable memory (CAM) operation with "don't care" matching implemented. Since the index generation is performed in a look-up manner

(rather than algorithmically) there is no restriction to handling tables which are canonical.

The ROM address of the present invention is in two fields. The larger field is the bit-pattern to be decoded, and the smaller field selects which Huffman code table is to be examined. In addition to the complete MPEG code tables, the ROM also has entries to identify illegal VLC patterns, which exist for some code tables.

In another embodiment of the invention, a procedure is used for providing a word with fixed width, having a fixed number of bits to be used for addressing variable width data, and having a width defining field and address field. There is also a procedure for addressing memory with a fixed width word, having a fixed number of bits, to be used for addressing data and having a substitution field and an address field. In accordance with the invention, a process for addressing variable width data in a memory may be characterized by providing a memory having words of predetermined width and composed of partial words, rotating the partial word to be accessed to a least significant bit justification, extending the remaining part of the word so that the accessed word will be recognized as a partial word, restoring the remaining part of the word, and rotating the word until the partial word is restored to its original position.

The invention may also include a method and apparatus for addressing memory wherein a word is provided with a fixed width, having a fixed number of bits to be used for addressing variable width data, and having a fixed number field and address field. In addition, a procedure for addressing memory with a fixed width word, having a fixed number of bits, to be used for addressing data and having a substitution field and an address field, may be used.

The invention may also include a method of accessing from RAM a number M of words that is less than the predetermined fixed burst length N of the RAM, the RAM including an enable line that selectively enables and disables reading from and writing to the RAM, the method comprising the steps of:

ordering N words to be read from or written to the RAM; determining when M words have been read from or written to the RAM, M being less than N; and

	Docum ent ID	U	Title	Current OR
1	US 20030 22338 1 A1	<input type="checkbox"/>	Method for controlling parties in real-time data communication	370/285
2	US 20030 22108 9 A1	<input checked="" type="checkbox"/>	Microprocessor data manipulation matrix module	712/221
3	US 20030 18994 7 A1	<input checked="" type="checkbox"/>	Routing and rate control in a universal transfer mode network	370/428
4	US 20030 14481 0 A1	<input checked="" type="checkbox"/>	Methods and apparatus for data analysis	702/108
5	US 20030 04846 6 A1	<input checked="" type="checkbox"/>	Image reading device, method of controlling the same, control program, storage medium and image forming apparatus provided with the image reading device	358/1.1 2
6	US 20030 04381 0 A1	<input checked="" type="checkbox"/>	System and method for communicating data using a common switch fabric	370/395 .1
7	US 20030 02865 7 A1	<input checked="" type="checkbox"/>	Directly addressed multicast protocol	709/230
8	US 20030 02625 2 A1	<input checked="" type="checkbox"/>	Data packet structure for directly addressed multicast protocol	370/390
9	US 20020 18093 1 A1	<input checked="" type="checkbox"/>	Method for determining vision defects and for collecting data for correcting vision defects of the eye by interaction of a patient with an examiner and apparatus therefor	351/211
10	US 20020 16390 5 A1	<input checked="" type="checkbox"/>	Remote control system	370/347
11	US 20020 12480 3 A1	<input checked="" type="checkbox"/>	System for optimising the production performance of a milk producing animal herd	119/14. 08
12	US 20020 10594 0 A1	<input checked="" type="checkbox"/>	Resource allocation in packet-format communication	370/349
13	US 20020 10591 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for packet-based media communication	370/260
14	US 20020 09552 9 A1	<input checked="" type="checkbox"/>	Screening of data packets in a gateway	709/330
15	US 20020 06097 6 A1	<input checked="" type="checkbox"/>	Optical pickup device with a plurality of laser couplers	369/121
16	US 20020 05414 7 A1	<input checked="" type="checkbox"/>	GRAPHIC DATA PROCESSING APPARATUS USING DISPLAYED GRAPHICS FOR APPLICATION PROGRAM SELECTION	345/810
17	US 20020 05414 5 A1	<input checked="" type="checkbox"/>	GRAPHIC DATA PROCESSING APPARATUS USING DISPLAYED GRAPHICS FOR PROGRAM SELECTION	345/810

HPS Trailer Page  
for

# **Walk-Up\_Printing**

UserID: d

Printer: cpk2\_2c21\_gbkbptr

## **Summary**

<b><u>Document</u></b>	<b><u>Pages</u></b>	<b><u>Printed</u></b>	<b><u>Missed</u></b>	<b><u>Copies</u></b>
US006542988	14	14	0	1
US005717883	22	22	0	1
US005758051	16	16	0	1
US005915117	13	13	0	1
US005918005	23	23	0	1
US006006317	23	23	0	1
US006112019	79	79	0	1
Total (7)	190	190	0	-

	Docum ent ID	U	Title	Current OR
18	US 20020 01548 5 A1	<input checked="" type="checkbox"/>	Service and information management system for a telecommunications network	379/220 .01
19	US 20020 00258 6 A1	<input checked="" type="checkbox"/>	Methods and apparatus for creating and hosting customized virtual parties via the internet	709/205
20	US 66582 35 B1	<input checked="" type="checkbox"/>	Method for transmitting control information in a communication system	455/67. 13
21	US 65571 46 B1	<input checked="" type="checkbox"/>	Method for the comparison of electrical circuits	716/3
22	US 64842 55 B1	<input checked="" type="checkbox"/>	Selective writing of data elements from packed data based upon a mask using predication	712/224
23	US 63847 81 B1	<input checked="" type="checkbox"/>	Method and apparatus for calibrating a remote system which employs coherent signals	342/368
24	US 62466 84 B1	<input checked="" type="checkbox"/>	Method and apparatus for re-ordering data packets in a network environment	370/394
25	US 61817 66 B1	<input checked="" type="checkbox"/>	Digital encoding of RF computerized tomography data	378/15
26	US 61342 72 A	<input checked="" type="checkbox"/>	Data input/output apparatus of transport decoder	375/240 .27
27	US 61219 03 A	<input checked="" type="checkbox"/>	On-the-fly data re-compression	341/63
28	US 61192 16 A	<input checked="" type="checkbox"/>	Microprocessor capable of unpacking packed data in response to a unpack instruction	712/22
29	US 59516 24 A	<input checked="" type="checkbox"/>	Computer system to compress pixel bits	708/203
30	US 59178 81 A	<input checked="" type="checkbox"/>	Digital scan mammography apparatus utilizing velocity adaptive feedback and method	378/98. 8
31	US 57651 42 A	<input checked="" type="checkbox"/>	Method and apparatus for the development and implementation of an interactive customer service system that is dynamically responsive to change in marketing decisions and environments	705/26
32	US 56755 26 A	<input checked="" type="checkbox"/>	Processor performing packed data multiplication	708/620
33	US 56511 20 A	<input checked="" type="checkbox"/>	Graphic data processing apparatus using displayed graphics for application program selection	345/821
34	US 55028 00 A	<input checked="" type="checkbox"/>	Graphic data processing apparatus using displayed graphics for application program selection	345/619
35	US 54230 16 A	<input checked="" type="checkbox"/>	Block buffer for instruction/operand caches	711/123
36	US 54228 79 A	<input checked="" type="checkbox"/>	Data flow control mechanism utilizing low level flow control codes	370/236
37	US 53918 65 A	<input checked="" type="checkbox"/>	Optical pickup apparatus and optical grating assembly therefor	250/201 .5
38	US 53396 03 A	<input checked="" type="checkbox"/>	Method for setting a folding station included in an apparatus for preparing items to be mailed, and apparatus for preparing items to be mailed and folding station adapted for carrying out such method	53/429
39	US 53374 02 A	<input checked="" type="checkbox"/>	Graphic data processing apparatus using displayed graphics for application program selection	345/619



US005644742A

United States Patent [19]  
Shen et al  
[11] Patent Number: 5,644,742  
[45] Date of Patent: Jul. 1, 1997

[54] PROCESSOR STRUCTURE AND METHOD  
FOR A TIME-OUT CHECKPOINT

[75] Inventors: Gene W. Shen, Mountain View; John Szeto, Oakland; Niteen A. Patkar, Sunnyvale, all of Calif.; Michael C. Shebanow, Plano, Tex.  
[73] Assignee: Hal Computer Systems, Inc., Campbell, Calif.

[21] Appl. No.: 473,223  
[22] Filed: Jun. 7, 1995

Related U.S. Application Data

[63] Continuation of Ser. No. 398,299, Mar. 3, 1995, abandoned, which is a continuation of Ser. No. 390,885, Feb. 14, 1995, abandoned.

[51] Int. Cl.<sup>6</sup> G06F 11/00  
[52] U.S. Cl. 395/591; 395/183.14  
[58] Field of Search 395/375, 591, 395/183.14

[56] References Cited

U.S. PATENT DOCUMENTS

4,703,481 10/1987 Fremont  
4,847,755 7/1989 Morrison et al.  
4,903,264 2/1990 Talgam et al.  
4,912,707 3/1990 Kogge et al.  
5,003,458 3/1991 Yamaguchi et al.  
5,003,462 3/1991 Blamer et al.  
5,021,945 6/1991 Morrison et al.  
5,075,844 12/1991 Jandine et al.  
5,093,908 3/1992 Becom et al.  
5,193,206 3/1993 Mills  
5,235,700 8/1993 Altman et al.  
5,261,071 11/1993 Lyon  
5,271,013 12/1993 Hayden et al.  
5,271,013 12/1993 Gleason

16 Claims, 60 Drawing Sheets

Time-out checkpoints are formed based on a predetermined time-out condition or interval since the last checkpoint was formed rather than forming a checkpoint to store current processor state based merely on decoded instruction attributes. Such time-out conditions may include the number of instructions issued or the number of clock cycles elapsed, for example. Time-out checkpointing limits the maximum number of instructions within a checkpoint boundary and bounds the time period for recovery from an exception condition. The processor can restore time-out based checkpointed state faster than an instruction decode based checkpoint technique in the event of an exception so long as the instruction window size is greater than the maximum number of instructions within a checkpoint boundary, and such method eliminates processor state restoration dependency on instruction window size. Time-out checkpoints may be implemented with conventional checkpoints, or in a novel logical and physical register rename map checkpointing technique. Time-out checkpoint formation may be used with conventional processor backup techniques as well as with a novel backtracking technique including processor backup and backstepping.


ABSTRACT

Mike Johnson, Superscalar Microprocessor Design, 1991.  
Primary Examiner—William M. Treat  
Attorney, Agent, or Firm—Ficht Hobbach Test Altkriton & Herbert LLP

OTHER PUBLICATIONS

5,293,499 3/1994 Jensen  
5,301,309 4/1994 Sugano  
5,313,634 5/1994 Eickemeyer  
5,313,647 5/1994 Kauffman et al.  
5,335,457 8/1994 Shebanow et al.  
5,463,745 10/1995 Vidwans et al.  
5,471,598 11/1995 Quattronani et al.  
5,481,685 1/1996 Nguyen et al.  
5,497,499 3/1996 Gang et al.  
395/375  
395/375  
395/375  
395/375  
395/375

	Docum ent ID	U	Title	Current OR
40	US 53181 29 A	<input checked="" type="checkbox"/>	Method and device for setting up sondes against the wall of a cased well	166/336
41	US H0012 96 H	<input checked="" type="checkbox"/>	Optical switching device and parallel processing architecture	385/16
42	US 52895 70 A	<input checked="" type="checkbox"/>	Picture image editing system for forming boundaries in picture image data in a page memory device	715/521
43	US 52415 33 A	<input checked="" type="checkbox"/>	Packet switching network with alternate trunking function	370/227
44	US 52107 43 A	<input checked="" type="checkbox"/>	Switching element with multiple operating modes and switching network incorporating a plurality of such switching elements, in particular for switching asynchronous time-division multiplex packets	370/422
45	US 50795 48 A	<input checked="" type="checkbox"/>	Data packing circuit in variable length coder	341/67
46	US 50238 24 A	<input checked="" type="checkbox"/>	Hand-held computerized data collection terminal with indented hand grip and conforming battery drawer	361/680
47	US 48906 24 A	<input checked="" type="checkbox"/>	Fetal heart rate counting system using digital signal processing	600/453
48	US 48171 21 A	<input checked="" type="checkbox"/>	Apparatus for checking baggage with x-rays	378/57
49	US 47617 53 A	<input checked="" type="checkbox"/>	Vector processing apparatus	708/520
50	US 47605 18 A	<input checked="" type="checkbox"/>	Bi-directional databus system for supporting superposition of vector and scalar operations in a computer	710/107
51	US 47348 05 A	<input checked="" type="checkbox"/>	Magnetic head supporting mechanism	360/244 .8
52	US 45659 41 A	<input checked="" type="checkbox"/>	Oscillatory drive mechanisms for a ring laser gyro	310/328
53	US 45119 38 A	<input checked="" type="checkbox"/>	Magnetizable recording disk and disk file employing servo sector head positioning	360/77. 08
54	US 44411 65 A	<input checked="" type="checkbox"/>	Real-time ordinal-value filters utilizing complete intra-data comparisons	708/207
55	US 42033 45 A	<input checked="" type="checkbox"/>	Automatic visual teaching device for the learning of music or component parts thereof	84/478
56	US 41251 49 A	<input checked="" type="checkbox"/>	Heat exchange elements	165/10
57	US 38390 00 A	<input type="checkbox"/>	METHOD FOR CONTROLLING CURVATURE OF REGIONS IN A SHAPED THERMOPLASTIC SHEET	65/29.1 9



Reorder Buffer Organization

FIG. 1  
(PRIOR ART)



	Docum ent ID	U	Title	Current OR
1	JP 20032 23007 A	<input type="checkbox"/>	METHOD FOR MAKING LITHOGRAPHIC PRINTING PLATE	
2	JP 20020 82968 A	<input checked="" type="checkbox"/>	PICTURE READING SYSTEM AND PICTURE READING METHOD, AND STORAGE MEDIUM	
3	JP 20012 85094 A	<input checked="" type="checkbox"/>	RADIO RECEIVER	
4	JP 20012 45017 A	<input checked="" type="checkbox"/>	USB SIMULATION DEVICE AND STORAGE MEDIUM	
5	JP 20010 45278 A	<input checked="" type="checkbox"/>	IMAGE PROCESSOR	
6	JP 20002 22159 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR, INFORMATION PROCESSING METHOD AND STORAGE MEDIUM STORING COMPUTER READABLE PROGRAM	
7	JP 20001 96963 A	<input checked="" type="checkbox"/>	SOLID-STATE IMAGE PICKUP DEVICE	
8	JP 20001 84229 A	<input checked="" type="checkbox"/>	IMAGE PROCESSOR	
9	JP 20000 90127 A	<input checked="" type="checkbox"/>	JAPANESE ANALYZING DEVICE	
10	JP 11291 435 A	<input checked="" type="checkbox"/>	PRINTING APPARATUS	
11	JP 10039 903 A	<input checked="" type="checkbox"/>	PROGRAM DEVELOPMENT SUPPORTING DEVICE	
12	JP 07320 086 A	<input checked="" type="checkbox"/>	METHOD AND DEVICE FOR IMAGE GENERATION	
13	JP 06309 363 A	<input checked="" type="checkbox"/>	JAPANESE ANALYZING DEVICE	
14	JP 06006 686 A	<input checked="" type="checkbox"/>	IMAGE PICKUP DEVICE	
15	JP 04199 469 A	<input checked="" type="checkbox"/>	PICTURE GENERATION DEVICE FOR COMPUTER FOR CONTROL	
16	JP 04013 175 A	<input checked="" type="checkbox"/>	SIMULATED VISUAL FIELD PRODUCING DEVICE FOR TRAIN OPERATION SIMULATOR	
17	JP 03022 735 A	<input checked="" type="checkbox"/>	PACKET TRANSMITTER FOR VIDEO SIGNAL	
18	JP 03020 864 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR HAVING VECTOR INSTRUCTION SET FOR FUZZY CALCULATION	
19	JP 01107 731 A	<input checked="" type="checkbox"/>	IMAGE SENSING APPARATUS	
20	JP 01049 164 A	<input checked="" type="checkbox"/>	INFORMATION RECORDING AND REPRODUCING DEVICE	

Checkpoint State in Conventional Checkpointing Schemes

States that may be modified (mod) by Instruction A:

mod	-	-	mod	-	-	-	-	-	-
-----	---	---	-----	---	---	---	---	---	---

States that may be modified (mod) by Instruction B:

mod	-	-	-	-	-	-	-	-	-
-----	---	---	---	---	---	---	---	---	---

States that may be modified (mod) by Instruction C:

-	mod	mod	-	mod	mod	mod	-	mod,	mod
---	-----	-----	---	-----	-----	-----	---	------	-----

States that may be modified (mod) by Instruction D:

-	-	-	-	-	-	-	mod	-	-
---	---	---	---	---	---	---	-----	---	---

Checkpointed States comprise all states that may be modified by any one of the instructions in the instruction set:

state1	state2	states3	state4	states5	state6	state7	state8	states9	state10
--------	--------	---------	--------	---------	--------	--------	--------	---------	---------

Conventional Checkpoint register stores  
all state that aray be modified by  
any one of the executable instructions.

FIG. 3

	Docum ent ID	U	Title	Current OR
21	JP 63044 243 A	<input checked="" type="checkbox"/>	ADDRESS ARITHMETIC UNIT	
22	JP 62159 273 A	<input checked="" type="checkbox"/>	PROCESSOR FOR VECTOR INSTRUCTION	
23	JP 61062 174 A	<input checked="" type="checkbox"/>	INFORMATION PROCESSOR	
24	JP 61025 275 A	<input checked="" type="checkbox"/>	VECTOR INSTRUCTION PROCESSOR	
25	JP 59165 143 A	<input checked="" type="checkbox"/>	DATA PROCESSOR	
26	EP 94897 9 A2	<input checked="" type="checkbox"/>	Image creating apparatus, image creating method, and computer-readable recording medium containing image creating program	
27	WO 98435 86 A1	<input checked="" type="checkbox"/>	TITLE DATA NOT AVAILABLE	
28	US 20030 20046 3 A	<input checked="" type="checkbox"/>	Network security provision method e.g. for packet switched network, involves selectively forwarding untrusted packet from specific network element of one system to other autonomous system based on set security rules	
29	US 20030 18466 5 A	<input checked="" type="checkbox"/>	Arrangement method of array of picture elements involves arranging additional set of pixels within non-uniformly spaced and non-uniformly sized gaps to reduce composite array of non-uniform pixels overlaying array of first set of pixels	
30	US 20020 11214 7 A	<input checked="" type="checkbox"/>	Computer system used in 3D graphics and signal processing application, copies each data element of selected set of data elements to specified data fields located in corresponding portion of destination operand	
31	US 20020 06233 1 A	<input checked="" type="checkbox"/>	Computer implemented method packed data element adding method in multimedia application, involves inserting each packet data element into one portion of partial product using corresponding partial product selector	
32	US 64249 21 B	<input checked="" type="checkbox"/>	Averaged hybridization array (HA) for correct determination of average relative transcript abundance for each array element of many HAs, and novel composite HAs formed from a number of user selected different HAs	
33	EP 10795 73 A	<input checked="" type="checkbox"/>	Method of managing calls over data network by selecting resource elements based on usage policy or network actual usage	
34	US 59908 30 A	<input checked="" type="checkbox"/>	Operation control apparatus for phased array antenna used in terrestrial, airborne and space-borne communication networks	
35	US 57782 50 A	<input checked="" type="checkbox"/>	Dynamic pipeline for microprocessor - includes control logic that controls first data selector to select either first set of data or first operation data as selected data	
36	DE 19619 058 A	<input checked="" type="checkbox"/>	Hand-held calculation aid - performs entry of operands per digit, with appropriate symbol entering respective position, selected from set of all available symbols through repeated activation of same button	
37	US 58809 79 A	<input checked="" type="checkbox"/>	Computer system for providing absolute difference of unsigned values - in which packed data sets are generated by subtracting between two sets of packed data elements stored in memory	
38	JP 08316 968 A	<input checked="" type="checkbox"/>	Asynchronous transfer mode switch - has scheduler which controls read-out of packet frame from packet memory which stores tag part with communication path identifier and data part, together with packet selection element, in single memory address	
39	US 53393 96 A	<input checked="" type="checkbox"/>	Parallel computer interconnection path selection - comparing next priority coordinate of first selected processing element with corresponding next priority coordinate of second coordinate set, and sequentially transferring data packet to next coordinate transforming crossbar switch	




FIG. 4

	Document ID	U	Title	Current OR
40	EP 52736 6 A	<input checked="" type="checkbox"/>	Variable delay circuit for use in timing generator of IC tester - has main and corrected conversion tables from which control data is selected according to detected ambient temp.	
41	EP 39055 5 A	<input checked="" type="checkbox"/>	Reduced tape width multi-track tape recorder - controls width-wise alignment of combination head with tape using light emitters and receivers at side of tape	
42	SU 15682 33 A	<input checked="" type="checkbox"/>	Multi-functional logic converter for automated control system - has two extra switches with control inputs connected to output of comparator of first relay element	
43	GB 22147 56 A	<input checked="" type="checkbox"/>	Demultiplexion appts. for data signal receiver channels - has switching elements, receiving gate signals, connected to each other and to associated latching appts.	
44	GB 22116 97 A	<input checked="" type="checkbox"/>	Self-routing switching element for asynchronous time switch - includes selectors receiving tagged packet signals and arbiters outputting transmitted packet signals, having signal path connections	
45	EP 31465 0 A	<input checked="" type="checkbox"/>	Method for artificial intelligence production - passing tokens to descendant modes upon comparison match and maintaining patterns to ancestor nodes	
46	EP 30862 4 A	<input checked="" type="checkbox"/>	Solid state imaging device with line decimated output - has shaft register with linear part of serially connected image data holding elements connected to holding elements in carousels	
47	EP 25912 3 A	<input checked="" type="checkbox"/>	Circular knitting machine control system - has multi-line communication bus receiving data from several control modules	
48	DE 35077 03 C	<input checked="" type="checkbox"/>	Data carrier mfr. method - using removal or addition of elements to matrix to make characters prior to partial encapsulation	
49	EP 17159 2 A	<input type="checkbox"/>	Compiler optimisation by generating basis items and kill sets - for use during global common sub-expression elimination and code motion procedures	

**FIG. 5**

	L #	Hits	Search Text	DBs
1	L1	360962	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item)	USPAT; US-PGPUB
2	L2	360976	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item suboperand consituent)	USPAT; US-PGPUB
3	L3	271330	(portion part set subset) near20 (operand pack\$2 composite compound)	USPAT; US-PGPUB
4	L4	1556	2 near30 3	USPAT; US-PGPUB
5	L5	325714	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near10 (element item suboperand consituent)	USPAT; US-PGPUB
6	L6	237043	(portion part set subset) near10 (operand pack\$2 composite compound)	USPAT; US-PGPUB
7	L7	875	5 near20 6	USPAT; US-PGPUB
8	L11	150	7 and (operand data).ab,ti.	USPAT; US-PGPUB
9	L12	57	4 and (operand data).ab,ti. not 11	USPAT; US-PGPUB

RESULTS UNAVAILABLE AT TIME OF CHECKPOINT ARE WRITTEN TO THE APPROPRIATE BACKUP SPACES TO COMPLETE THE IN-ORDER STATE




BACKUP STACK:  
1. TO MAKE CHECKPOINT, CURRENT SPACE IS PUSHED TO BACKUP SPACES (DISCARD OLDEST).  
2. TO RESTORE STATE, STACK IS POPPED.

EACH STORES ALL MODIFIABLE STATE  
CHECKPOINT STORAGE OF  
STATE AND RESTORATION

FIG. 2  
(PRIOR ART)



	L #	Hits	Search Text	DBs
1	L1	360962	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item)	USPAT; US-PGPUB
2	L2	360976	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item suboperand consituent)	USPAT; US-PGPUB
3	L3	271330	(portion part set subset) near20 (operand pack\$2 composite compound)	USPAT; US-PGPUB
4	L4	1556	2 near30 3	USPAT; US-PGPUB
5	L5	325714	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near10 (element item suboperand consituent)	USPAT; US-PGPUB
6	L6	237043	(portion part set subset) near10 (operand pack\$2 composite compound)	USPAT; US-PGPUB
7	L7	875	5 near20 6	USPAT; US-PGPUB
8	L11	150	7 and (operand data).ab,ti.	USPAT; US-PGPUB
9	L12	57	4 and (operand data).ab,ti. not 11	USPAT; US-PGPUB
10	L13	226532	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4) near20 (element item suboperand consituent)	EPO; JPO; DERWENT; IBM_TDB
11	L14	115651	(portion part set subset) near20 (operand pack\$2 composite compound)	EPO; JPO; DERWENT; IBM_TDB
12	L15	575	13 near30 14	EPO; JPO; DERWENT; IBM_TDB
13	L16	49	15 and (operand data).ab,ti.	EPO; JPO; DERWENT; IBM_TDB
14	L18	461210	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4 reorder\$3 order\$3) near20 (element item)	USPAT; US-PGPUB
15	L19	343779	(portion part\$5 set subset) near20 (operand pack\$2 composite compound)	USPAT; US-PGPUB
16	L21	259532	(shuffl\$3 reshuffl\$3 arrang\$3 rearrang\$3 select\$3 cop\$4 reorder\$3 order\$3) near20 (element item)	EPO; JPO; DERWENT; IBM_TDB
17	L22	184472	(portion part\$5 set subset) near20 (operand pack\$2 composite compound)	EPO; JPO; DERWENT; IBM_TDB
18	L20	98	18 near30 19 and (operand data).ab,ti. not (11 12)	USPAT; US-PGPUB
19	L23	21	21 near30 22 and (operand data).ab,ti. not 16	EPO; JPO; DERWENT; IBM_TDB



	Docum ent ID	U	Title	Current OR
1	US 20030 20848 7 A1	<input type="checkbox"/>	Content searching engine	707/6
2	US 20030 20350 2 A1	<input checked="" type="checkbox"/>	Near-field transform spectroscopy	436/164
3	US 20030 18812 8 A1	<input checked="" type="checkbox"/>	Executing stack-based instructions within a data processing apparatus arranged to apply operations to data items stored in registers	712/202
4	US 20030 11805 2 A1	<input checked="" type="checkbox"/>	System and method for reassembling packets in a network element	370/474
5	US 20030 11767 8 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header with active header detection, deletion, and new header insertion via opto-electrical processing	398/153
6	US 20030 11544 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for packing data	712/225
7	US 20030 05344 8 A1	<input checked="" type="checkbox"/>	Systems and methods for providing differentiated services within a network communication system	370/353
8	US 20030 04875 1 A1	<input checked="" type="checkbox"/>	Dual mode service platform within network communication system	370/231
9	US 20020 17422 8 A1	<input checked="" type="checkbox"/>	Method and device for reserving transmission band on internet	709/226
10	US 20020 14602 8 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header with active header detection, deletion, and re-insertion via a circulating optical path	370/432
11	US 20020 14602 7 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header with active header detection, deletion, and insertion via reflective single sideband optical processing	370/432
12	US 20020 14600 7 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a multiple sub-carrier header and a multicast switch with active header insertion via reflective single sideband optical processing	370/390
13	US 20020 14600 6 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using multiple sub-carrier headers with header detection, deletion, and insertion via reflective single sideband optical processing	370/390
14	US 20020 14578 6 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a multicast switch to effect survivablity and security	398/98
15	US 20020 14578 5 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header and an optical multicasting switch	398/98
16	US 20020 14578 3 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a multiple sub-carrier header and a multicast switch with active header insertion via single sideband optical processing	398/70
17	US 20020 14140 9 A1	<input checked="" type="checkbox"/>	Optical layer multicasting	370/390





FIG. 7

	Docum ent ID	U	Title	Current OR
18	US 20020 14140 8 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using multiple sub-carrier headers with header detection, deletion, and insertion via transmit single sideband optical processing	370/390
19	US 20020 14101 9 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header and a multicast switch with active header insertion via single sideband optical processing	398/101
20	US 20020 14101 8 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header and a multicast switch with active header insertion	398/101
21	US 20020 14101 7 A1	<input checked="" type="checkbox"/>	Optical layer multicasting switch	398/101
22	US 20020 14101 5 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a single sub-carrier header and a multicast switch with active header insertion via reflective single sideband optical processing	398/98
23	US 20020 14101 4 A1	<input checked="" type="checkbox"/>	Optical layer multicasting using a multiple sub-carrier header and multicasting switch	398/70
24	US 20020 13136 4 A1	<input checked="" type="checkbox"/>	Handling of data packets	370/230
25	US 20020 09772 4 A1	<input checked="" type="checkbox"/>	Processing of data packets within a network element cluster	370/392
26	US 20020 06858 8 A1	<input checked="" type="checkbox"/>	Wireless base station and packet transfer apparatus for dynamically controlling data transmission rate	455/461
27	US 20020 01694 3 A1	<input checked="" type="checkbox"/>	Code structure, encoder, encoding method, and associated decoder and decoding method and iteratively decodable code structure, encoder, encoding method, and associated iterative decoder and iterative decoding method	714/755
28	US 20020 01084 7 A1	<input checked="" type="checkbox"/>	Executing partial-width packed data instructions	712/22
29	US 20010 04314 6 A1	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	340/855 .8
30	US 20010 04261 7 A1	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/65. 1
31	US 20010 04202 3 A1	<input checked="" type="checkbox"/>	Product fulfillment system	705/26
32	US 20010 03328 1 A1	<input checked="" type="checkbox"/>	Three-dimensional CAD system and recording medium for three-dimensional CAD system	345/420
33	US 20010 01772 3 A1	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/82
34	US 20010 01341 1 A1	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/65. 1


**FIG. 8**

	Docum ent ID	U	Title	Current OR
35	US 20010 01341 0 A1	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/65. 1
36	US 66577 57 B1	<input checked="" type="checkbox"/>	High-throughput low-latency next generation internet network using optical label switching and high-speed optical header generation detection and reinsertion	
37	US 66313 89 B2	<input checked="" type="checkbox"/>	Apparatus for performing packed shift operations	708/209
38	US 66115 22 B1	<input checked="" type="checkbox"/>	Quality of service facility in a device for performing IP forwarding and ATM switching	370/395 .21
39	US 65885 05 B2	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/250 .17
40	US 65805 37 B1	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/79
41	US 65713 01 B1	<input checked="" type="checkbox"/>	Multi processor system and FIFO circuit	710/31
42	US 65708 48 B1	<input checked="" type="checkbox"/>	System and method for congestion control in packet-based communication networks	370/230 .1
43	US 65457 81 B1	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/51
44	US 65258 51 B2	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/166
45	US 65258 50 B1	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/49
46	US 65224 35 B1	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical label switching and high-speed optical header generation, detection and reinsertion	398/49
47	US 64972 80 B2	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/250 .07
48	US 64815 05 B2	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/387
49	US 64183 91 B1	<input checked="" type="checkbox"/>	Testing system for performing an operation of an application which controls testing equipment for testing a device under test and method for controlling the same	702/123
50	US 63595 69 B2	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	340/856 .3
51	US 63436 49 B1	<input checked="" type="checkbox"/>	Methods and associated apparatus for downhole data retrieval, monitoring and tool actuation	166/250 .01
52	US 63398 19 B1	<input checked="" type="checkbox"/>	Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer	712/16
53	US 62719 46 B1	<input checked="" type="checkbox"/>	Optical layer survivability and security system using optical label switching and high-speed optical header generation and detection	398/79
54	US 62330 75 B1	<input checked="" type="checkbox"/>	Optical layer survivability and security system	398/79
55	US 62302 53 B1	<input checked="" type="checkbox"/>	Executing partial-width packed data instructions	712/22
56	US 62197 75 B1	<input checked="" type="checkbox"/>	Massively parallel computer including auxiliary vector processor	712/11





	Document ID	U	Title	Current OR
57	US 62191 61 B1	<input checked="" type="checkbox"/>	Optical layer survivability and security system	398/79
58	US 61924 67 B1	<input checked="" type="checkbox"/>	Executing partial-width packed data instructions	712/222
59	US 61606 51 A	<input checked="" type="checkbox"/>	Optical layer survivability and security system using optical label switching and high-speed optical header reinsertion	398/79
60	US 61227 25 A	<input checked="" type="checkbox"/>	Executing partial-width packed data instructions	712/200
61	US 61116 73 A	<input checked="" type="checkbox"/>	High-throughput, low-latency next generation internet networks using optical tag switching	398/79
62	US 61015 13 A	<input checked="" type="checkbox"/>	Method and apparatus for displaying database information according to a specified print layout and page format	715/527
63	US 60916 89 A	<input checked="" type="checkbox"/>	Optical pickup device with a plurality of laser couplers	369/112 .21
64	US 60788 69 A	<input checked="" type="checkbox"/>	Method and apparatus for generating more accurate earth formation grid cell property information for use by a simulator to display more accurate simulation results of the formation near a wellbore	702/6
65	US 60755 39 A	<input checked="" type="checkbox"/>	Method and apparatus for displaying CAD geometric object and storage medium storing geometric object display processing programs	345/419
66	US 60741 11 A	<input checked="" type="checkbox"/>	Printing system, photographing apparatus, printing apparatus and combining method	400/76
67	US 60184 97 A	<input checked="" type="checkbox"/>	Method and apparatus for generating more accurate earth formation grid cell property information for use by a simulator to display more accurate simulation results of the formation near a wellbore	367/72
68	US 60058 55 A	<input checked="" type="checkbox"/>	Method and apparatus for providing variable rate data in a communications system using statistical multiplexing	370/335
69	US 59369 55 A	<input checked="" type="checkbox"/>	Network for mutually connecting computers and communicating method using such network	370/389
70	US 59266 43 A	<input checked="" type="checkbox"/>	Data driven processor performing parallel scalar and vector processing	712/7
71	US 59078 42 A	<input checked="" type="checkbox"/>	Method of sorting numbers to obtain maxima/minima values with ordering	707/7
72	US 58729 87 A	<input checked="" type="checkbox"/>	Massively parallel computer including auxiliary vector processor	712/3
73	US 58354 92 A	<input checked="" type="checkbox"/>	Network for mutually connecting computers and communicating method using such network	370/389
74	US 58154 21 A	<input checked="" type="checkbox"/>	Method for transposing a two-dimensional array	708/520
75	US 57936 61 A	<input checked="" type="checkbox"/>	Method and apparatus for performing multiply and accumulate operations on packed data	708/603
76	US 57574 32 A	<input checked="" type="checkbox"/>	Manipulating video and audio signals using a processor which supports SIMD instructions	348/384 .1
77	US 56896 47 A	<input checked="" type="checkbox"/>	Parallel computing system with processing element number setting mode and shortest route determination with matrix size information	712/11
78	US 56778 62 A	<input checked="" type="checkbox"/>	Method for multiplying packed data	708/620



	Docum ent ID	U	Title	Current OR
79	US 56236 85 A	<input checked="" type="checkbox"/>	Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency	712/9
80	US 55749 33 A	<input checked="" type="checkbox"/>	Task flow computer architecture	712/28
81	US 53616 81 A	<input checked="" type="checkbox"/>	Program controlled cooking system using video data collection	99/331
82	US 53155 08 A	<input checked="" type="checkbox"/>	Label generating and data tracking system for processing purchase orders	705/28
83	US 52088 06 A	<input checked="" type="checkbox"/>	ISDN terminal equipment operating with circuit switching mode and packet switching mode	370/352
84	US 51669 27 A	<input checked="" type="checkbox"/>	Adaptive pathfinding neutral network for a packet communication system	370/238
85	US 51518 30 A	<input checked="" type="checkbox"/>	Magnetic recording and reproducing apparatus and method of recording and reproducing	360/32
86	US 51135 21 A	<input checked="" type="checkbox"/>	Method and apparatus for handling faults of vector instructions causing memory management exceptions	714/15
87	US 50973 64 A	<input checked="" type="checkbox"/>	Magnetic recording and reproducing apparatus and method of recording and reproducing	360/32
88	US 50723 77 A	<input checked="" type="checkbox"/>	Data driven processor with data pairing apparatus combining a hash memory with counter directional data loops	711/216
89	US 50438 67 A	<input checked="" type="checkbox"/>	Exception reporting mechanism for a vector processor	712/222
90	US 50088 12 A	<input checked="" type="checkbox"/>	Context switching method and apparatus for use in a vector processing system	712/228
91	US 49492 50 A	<input checked="" type="checkbox"/>	Method and apparatus for executing instructions for a vector processing system	712/208
92	US 48666 68 A	<input checked="" type="checkbox"/>	Multiple memory loading system based on multilevel lists	711/148
93	US 48232 58 A	<input checked="" type="checkbox"/>	Index limited continuous operation vector processor	712/9
94	US 47713 80 A	<input checked="" type="checkbox"/>	Virtual vector registers for vector processing system	712/6
95	US 46384 96 A	<input checked="" type="checkbox"/>	Secure reliable transmitting and receiving system for transfer of digital data	375/351
96	US 44843 04 A	<input checked="" type="checkbox"/>	Transaction execution system having keyboard and message customization, improved key function versatility and message segmentation	345/733
97	US 43193 36 A	<input checked="" type="checkbox"/>	Transaction execution system with improved key function versatility	705/21
98	US 38660 30 A	<input type="checkbox"/>	Two's complement parallel array multiplier	708/625




FIG. 11

	Docum ent ID	U	Title	Current OR
1	JP 20002 42647 A	<input type="checkbox"/>	METHOD AND SYSTEM FOR RETRIEVING RELATED INFORMATION	
2	JP 08030 767 A	<input checked="" type="checkbox"/>	ARITHMETIC UNIT	
3	JP 04030 272 A	<input checked="" type="checkbox"/>	GENERATING METHOD FOR SOLID AND VARIABLE PICTURE ELEMENT FORMING SHEET	
4	JP 03245 225 A	<input checked="" type="checkbox"/>	FLOATING DECIMAL-POINT ADDITION/SUBTRACTION DEVICE	
5	JP 02255 378 A	<input checked="" type="checkbox"/>	OPTICAL RECORDING MEDIUM	
6	JP 59084 314 A	<input checked="" type="checkbox"/>	DEVICE FOR REPRODUCING INFORMATION RECORDING DISK	
7	WO 30656 64 A1	<input checked="" type="checkbox"/>	A NETWORKING ELEMENT ADAPTED TO RECEIVE AND OUTPUT ALSO PREAMBLES OF DATA PACKETS OR FRAMES	
8	WO 30472 13 A1	<input checked="" type="checkbox"/>	RADIO COMMUNICATION SYSTEM AND METHOD FOR THE OPERATION THEREOF	
9	EP 11894 10 A2	<input checked="" type="checkbox"/>	Processing of data packets within a network cluster	
10	EP 10764 40 A1	<input checked="" type="checkbox"/>	Method for transferring data over a packet switching network and a gateway	
11	WO 92151 50 A1	<input checked="" type="checkbox"/>	SIGNAL PROCESSING APPARATUS AND METHOD	
12	WO 85007 14 A1	<input checked="" type="checkbox"/>	SYSTEM FOR THE CORRECTION OF ERRORS OF DIGITAL SIGNALS CODED IN REED-SOLOMON CODE	
13	WO 20030 56766 A	<input checked="" type="checkbox"/>	Scheduling packets in data network by adjusting queue sizes according to assigned weights, link bandwidth and per-hop maximum delay	
14	EP 13220 81 A	<input checked="" type="checkbox"/>	Reassembling method for packets from traffic flows in network element, each packet having at least one data part, queuing each of at least one data part of packets of the traffic flows in single reassembly queue in sorted order	
15	DE 29719 815 U	<input checked="" type="checkbox"/>	Head cleaning element for chip-card reader arrangement - has cleaning wipe with material for receiving debris particles arranged in area of chip, whereby material is covered with cleaning compound for magnetic heads	
16	EP 46402 5 B	<input checked="" type="checkbox"/>	Data capture device for TV - extracts digital data from composite video signal and allows selective string retrieval display information on screen	
17	EP 41949 9 B	<input checked="" type="checkbox"/>	High-speed vector tailgating in computers with vector registers - has element-by-element writing simultaneously with reading but lagging by one element to avoid overwriting	
18	US 46384 96 A	<input checked="" type="checkbox"/>	Transmitting and receiving system for digital data transfer - forming data into composite signal with number of different signal and timing elements before transmission	
19	EP 17304 0 A	<input checked="" type="checkbox"/>	Vector processing system - has pipeline unit including stage comparing exponents of vectors from two registers and effecting digit alignment	
20	DE 34856 35 G	<input checked="" type="checkbox"/>	High-speed digital data processor system for vectors - uses two CPUS connected by ports to access paths of central memory, and shared registers connected to internal information paths of CPU	
21	DE 26143 62 A	<input type="checkbox"/>	Composite output signal generating device - produces signal in dependence on digital signal with two parts using series of switching elements	

